Experiment design regularization-based hardware/software codesign for real-time enhanced imaging in uncertain remote sensing environment

Authors:
A. Castillo Atoche;D. Torres Roman;Y. Shkvarko
Affiliations:
Cinvestav del IPN, Mexico and Universidad Autonoma de Yucatan, Merida, Mexico;Cinvestav del IPN, Mexico;Cinvestav del IPN, Mexico
Venue:
EURASIP Journal on Advances in Signal Processing
Year:
2010

Citing 6
Cited 2

VLSI array processors

VLSI array processors
Speed and area tradeoffs in cluster-based FPGA architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Digital Signal Processing with Field Programmable Gate Arrays with Cdrom

Digital Signal Processing with Field Programmable Gate Arrays with Cdrom
On the hardware-software partitioning problem: System modeling and partitioning techniques

ACM Transactions on Design Automation of Electronic Systems (TODAES)
From matched spatial filtering towards the fused statistical descriptive regularization method for enhanced radar imaging

EURASIP Journal on Applied Signal Processing
Estimation of wavefield power distribution in the remotely sensed environment: Bayesian maximum entropy approach

IEEE Transactions on Signal Processing

Towards real time implementation of reconstructive signal processing algorithms using systolic arrays coprocessors

Journal of Systems Architecture: the EUROMICRO Journal
Near real time enhancement of geospatial imagery via systolic implementation of neural network-adapted convex regularization techniques

Pattern Recognition Letters

Quantified Score

Hi-index	0.00

Visualization

Abstract

A new aggregated Hardware/Software (HW/SW) codesign approach to optimization of the digital signal processing techniques for enhanced imaging with real-world uncertain remote sensing (RS) data based on the concept of descriptive experiment design regularization (DEDR) is addressed. We consider the applications of the developed approach to typical single-look synthetic aperture radar (SAR) imaging systems operating in the real-world uncertain RS scenarios. The software design is aimed at the algorithmic-level decrease of the computational load of the large-scale SAR image enhancement tasks. The innovative algorithmic idea is to incorporate into the DEDR-optimized fixed-point iterative reconstruction/enhancement procedure the convex convergence enforcement regularization via constructing the proper multilevel projections onto convex sets (POCS) in the solution domain. The hardware design is performed via systolic array computing based on a Xilinx Field Programmable Gate Array (FPGA) XC4VSX35-10ff668 and is aimed at implementing the unified DEDR-POCS image enhancement/reconstruction procedures in a computationally efficient multi-level parallel fashion that meets the (near) real-time image processing requirements. Finally, we comment on the simulation results indicative of the significantly increased performance efficiency both in resolution enhancement and in computational complexity reduction metrics gained with the proposed aggregated HW/SW co-design approach.