A novel linear array for discrete cosine transform

Authors:
Yaw-Shih Shieh;Tze-Yun Sung;Hsi-Chin Hsin
Affiliations:
Department of Microelectronics Engineering, Chung Hua University, Hsinchu City, Taiwan;Department of Microelectronics Engineering, Chung Hua University, Hsinchu City, Taiwan;Department of Computer Science and Information Engineering, National United University, Miaoli, Taiwan
Venue:
IMCAS'10 Proceedings of the 9th WSEAS international conference on Instrumentation, measurement, circuits and systems
Year:
2010

Citing 5
Cited 0

Computer Arithmetic Algorithms

Computer Arithmetic Algorithms
An efficient CORDIC array structure for the implementation ofdiscrete cosine transform

IEEE Transactions on Signal Processing
Low-power multiplierless DCT architecture using image correlation

IEEE Transactions on Consumer Electronics
New cost-effective VLSI implementation of a 2-D discrete cosine transform and its inverse

IEEE Transactions on Circuits and Systems for Video Technology
A new time distributed DCT architecture for MPEG-4 hardware reference model

IEEE Transactions on Circuits and Systems for Video Technology

Quantified Score

Hi-index	0.02

Visualization

Abstract

Discrete cosine transform (DCT) and inverse DCT (IDCT) have been widely used in many image processing systems. In this paper, a novel linear-array of DCT and IDCT is derived from the data flow of subband decompositions representing the factorized coefficient matrices in the matrix formulation of the recursive algorithm. For increasing the throughput as well as decreasing the hardware cost, the input and output data are reordered. The proposed 8-point DCT/IDCT processor with four multipliers, simple adders, and less registers and ROM storing the immediate results and coefficients, respectively, has been implemented on FPGA. The linear-array DCT/IDCT processor with the computation complexity O(5N/8) and hardware complexity O(N/2) is fully pipelined and scalable for variable length DCT/IDCT computations.