An efficient implementation of montgomery powering ladder in reconfigurable hardware

  • Authors:
  • Daniel Gomes Mesquita;Guilherme Perin;Fernando Luís Herrmann;João Baptista dos Santos Martins

  • Affiliations:
  • Universidade Federal de Uberlândia, Uberlândia-MG, Brazil;Universidade Federal de Santa Maria, Santa Maria-RS, Brazil;Santa Maria Design House, Santa Maria-RS, Brazil;Universidade Federal de Santa Maria, Santa Maria-RS, Brazil

  • Venue:
  • SBCCI '10 Proceedings of the 23rd symposium on Integrated circuits and system design
  • Year:
  • 2010

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper describes an efficient architecture to perform modular exponentiation using the Montgomery Powering Ladder algorithm. The implementation is composed by two parallel modular multiplication modules in order to speed-up the modular exponentiation time. The modular multiplication architecture is high-radix and presents an one-dimensional array of processing elements within multiplexed multipliers. This architecture can performs the 1024 bits RSA decryption in 2.5 ms. Furthermore, the modular exponentiation architecture presents a countermeasure against SPA attack.