A FPGA version of a non-linear adaptive filter

Authors:
Denis T. Franco;Luigi Carro
Affiliations:
Instituto de Informática, Universidade Federal do Rio Grande do Sul, Porto Alegre, RS, Brazil;Departamento de Engenharia Elétrica, Universidade Federal do Rio Grande do Sul, Porto Alegre, RS, Brazil
Venue:
SBCCI'99 Proceedings of the XIIth conference on Integrated circuits and systems design
Year:
1999

Citing 5
Cited 1

Adaptive filter theory (2nd ed.)

Adaptive filter theory (2nd ed.)
Computer arithmetic systems: algorithms, architecture and implementation

Computer arithmetic systems: algorithms, architecture and implementation
VLSI Digital Signal Processors: An Introduction to Rapid Prototyping and Design Synthesis

VLSI Digital Signal Processors: An Introduction to Rapid Prototyping and Design Synthesis
Computer Arithmetic: Principles, Architecture and Design

Computer Arithmetic: Principles, Architecture and Design
DSP Processor Fundamentals: Architectures and Features

DSP Processor Fundamentals: Architectures and Features

Circuit-level considerations for mixed signals programmable components

SBCCI'99 Proceedings of the XIIth conference on Integrated circuits and systems design

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents the study of a non-linear adaptive filter implementation using VHDL, targeted to FPGA devices. The paper presents the basic structure of the filter, as well as a discussion on the area and speed results with different multipliers. A full 8-tap filter was synthesized with different architecture choices.