DSP Processor Fundamentals: Architectures and Features

Authors:
Phil Lapsley;Jeff Bier;Edward A. Lee;Amit Shoham
Affiliations:
-;-;-;-
Venue:
DSP Processor Fundamentals: Architectures and Features
Year:
1996

Citing 0
Cited 40

Code generation for fixed-point DSPs

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Effective exploitation of a zero overhead loop buffer

Proceedings of the ACM SIGPLAN 1999 workshop on Languages, compilers, and tools for embedded systems
A Hierarchical Block-Floating-Point Arithmetic

Journal of VLSI Signal Processing Systems - Special issue on recent advances in the design and implementation of signal processing systems
Integer Multiplication with Overflow Detection or Saturation

IEEE Transactions on Computers - Special issue on computer arithmetic
Area/delay estimation for digital signal processor cores

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
MediaBreeze: a decoupled architecture for accelerating multimedia applications

ACM SIGARCH Computer Architecture News - Special Issue: PACT 2001 workshops
Digital Signal Processor Trends

IEEE Micro
Techniques for Effectively Exploiting a Zero Overhead Loop Buffer

CC '00 Proceedings of the 9th International Conference on Compiler Construction
A low-power adder operating on effective dynamic data ranges

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Bottlenecks in Multimedia Processing with SIMD Style Extensions and Architectural Enhancements

IEEE Transactions on Computers
DSPxPlore: design space exploration methodology for an embedded DSP core

Proceedings of the 2004 ACM symposium on Applied computing
A compact DSP core with static floating-point unit & its microcode generation

Proceedings of the 14th ACM Great Lakes symposium on VLSI
Instruction set and functional unit synthesis for SIMD processor cores

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Scalable Parallel Memory Architectures for Video Coding

Journal of VLSI Signal Processing Systems
An astatic phase-locked system for digital signal processors: circuit design and stability

Automation and Remote Control
A unified processor architecture for RISC & VLIW DSP

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
A Simulation and Exploration Technology for Multimedia-Application-Driven Architectures

Journal of VLSI Signal Processing Systems
A hardware/software partitioning algorithm for SIMD processor cores

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Compiler transformations for effectively exploiting a zero overhead loop buffer

Software—Practice & Experience
A Compact DSP Core with Static Floating-Point Arithmetic

Journal of VLSI Signal Processing Systems
A Low-Power Multithreaded Processor for Software Defined Radio

Journal of VLSI Signal Processing Systems
Integer Multipliers with Overflow Detection

IEEE Transactions on Computers
Performance evaluation of ring-structure register file in multimedia applications

ICME '03 Proceedings of the 2003 International Conference on Multimedia and Expo - Volume 2
An Efficient Code Generation Algorithm for Non-orthogonal DSP Architecture

Journal of VLSI Signal Processing Systems
Vector processing as an enabler for software-defined radio in handheld devices

EURASIP Journal on Applied Signal Processing
Multimedia terminal system-on-chip design and simulation

EURASIP Journal on Applied Signal Processing
Floating-to-fixed-point conversion for digital signal processors

EURASIP Journal on Applied Signal Processing
Design and Implementation of a High-Performance and Complexity-Effective VLIW DSP for Multimedia Applications

Journal of Signal Processing Systems
Integer squarers with overflow detection

Computers and Electrical Engineering
Enhanced-functionality multipliers

Journal of Systems Architecture: the EUROMICRO Journal
Mathematical models of phase syncronization systems with quadrature and phase-quadrature units

Automation and Remote Control
Embedded DSP Processor Design: Application Specific Instruction Set Processors

Embedded DSP Processor Design: Application Specific Instruction Set Processors
A Practical Space-Code Correlator Receiver for DSP Based Software Radio Implementation in CDMA2000

Wireless Personal Communications: An International Journal
Removing harmonic power line interference from biopotential signals in low cost acquisition systems

Computers in Biology and Medicine
An efficient code update scheme for DSP applications in mobile embedded systems

Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems
Parameterized MAC unit generation for a scalable embedded DSP core

Microprocessors & Microsystems
A FPGA version of a non-linear adaptive filter

SBCCI'99 Proceedings of the XIIth conference on Integrated circuits and systems design
Parallel Architecture Core (PAC)--the First Multicore Application Processor SoC in Taiwan Part I: Hardware Architecture & Software Development Tools

Journal of Signal Processing Systems
Low-Power aspects of nonlinear signal processing

PATMOS'05 Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Switching activity reduction of MAC-based FIR filters with correlated input data

PATMOS'07 Proceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation

Quantified Score

Hi-index	0.05

Visualization

Abstract

From the Publisher:DSP Processor Fundamentals presents an independent, comprehensive introduction to DSP processor technology. A thorough tutorial and overview of DSP architectures, this book incorporates a broad range of today's product offerings in examples that illustrate DSP features and capabilities. This book is especially useful to electronic systems designers, processor architects, engineering managers, and product planners.