Mapping scientific applications on a large-scale data-path accelerator implemented by single-flux quantum (SFQ) circuits

Authors:
Farhad Mehdipour;Hiroaki Honda;Hiroshi Kataoka;Koji Inoue;Irina Kataeva;Kazuaki Murakami;Hiroyuki Akaike;Akira Fujimaki
Affiliations:
Kyushu University, Fukuoka, Japan;Information Technologies and Nanotechnologies, Fukuoka, Japan;Kyushu University, Fukuoka, Japan;Kyushu University, Fukuoka, Japan;Nagoya University, Nagoya, Japan;Kyushu University, Fukuoka, Japan;Nagoya University, Nagoya, Japan;Nagoya University, Nagoya, Japan
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2010

Citing 4
Cited 1

Hitting the memory wall: implications of the obvious

ACM SIGARCH Computer Architecture News
Algorithms for VLSI Physcial Design Automation

Algorithms for VLSI Physcial Design Automation
Synthesis and Optimization of Digital Circuits

Synthesis and Optimization of Digital Circuits
GRAPE-DR: 2-Pflops massively-parallel computer with 512-core, 512-Gflops processor chips for scientific computing

Proceedings of the 2007 ACM/IEEE conference on Supercomputing

A design scheme for a reconfigurable accelerator implemented by single-flux quantum circuits

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.01

Visualization

Abstract

To overcome issues originating from the CMOS technology, a large-scale reconfigurable data-path (LSRDP) processor based on single-flux quantum circuits is introduced. LSRDP is augmented to a general purpose processor to accelerate the execution of data flow graphs (DFGs) extracted from scientific applications. Procedure of mapping large DFGs onto the LSRDP is discussed and our proposed techniques for reducing area of the accelerator within the design procedure will be introduced as well.