Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors
CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
Scheduling of conditional process graphs for the synthesis of embedded systems
Proceedings of the conference on Design, automation and test in Europe
From simulink to SCADE/lustre to TTA: a layered approach for distributed embedded applications
Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems
MEMOCODE '03 Proceedings of the First ACM and IEEE International Conference on Formal Methods and Models for Co-Design
Scheduling and Mapping of Conditional Task Graphs for the Synthesis of Low Power Embedded Systems
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Event Count Automata: A State-Based Model for Stream Processing Systems
RTSS '05 Proceedings of the 26th IEEE International Real-Time Systems Symposium
A Verifiable Language for Programming Real-Time Communication Schedules
IEEE Transactions on Computers
Compositional Analysis Framework Using EDP Resource Models
RTSS '07 Proceedings of the 28th IEEE International Real-Time Systems Symposium
Regular Specifications of Resource Requirements for Embedded Control Software
RTAS '08 Proceedings of the 2008 IEEE Real-Time and Embedded Technology and Applications Symposium
Conditional models for compositional design of real-time embedded systems
Conditional models for compositional design of real-time embedded systems
A Multi-mode Real-Time Calculus
RTSS '08 Proceedings of the 2008 Real-Time Systems Symposium
Specification and Analysis of Network Resource Requirements of Control Systems
HSCC '09 Proceedings of the 12th International Conference on Hybrid Systems: Computation and Control
Clock-driven distributed real-time implementation of endochronous synchronous programs
EMSOFT '09 Proceedings of the seventh ACM international conference on Embedded software
Modeling and Simulation in Scilab/Scicos with ScicosLab 4.4
Modeling and Simulation in Scilab/Scicos with ScicosLab 4.4
A TDMA Ethernet Switch for Dynamic Real-Time Communication
FCCM '10 Proceedings of the 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines
Generating Reliable Code from Hybrid-Systems Models
IEEE Transactions on Computers
Remote measurement of local oscillator drifts in FlexRay networks
Proceedings of the Conference on Design, Automation and Test in Europe
Secure and resilient clock synchronization in wireless sensor networks
IEEE Journal on Selected Areas in Communications
Design choices for high-confidence distributed real-time software
ISoLA'10 Proceedings of the 4th international conference on Leveraging applications of formal methods, verification, and validation - Volume Part II
Predicate-aware, makespan-preserving software pipelining of scheduling tables
ACM Transactions on Architecture and Code Optimization (TACO)
| Hi-index | 0.00 |
We propose a technique to automatically synthesize programs and schedules for hard real-time distributed (embedded) systems from synchronous data-flow models. Our technique connects the SynDEx scheduling tool and the Network Code toolchain in a seamless flow of automatic model transformations that go all the way from specification to implementation. Our contribution is the non-trivial connection between the models manipulated by SynDEx and by the Network Code toolchain, at both formal and tool level. We provide an algorithm for converting the data-dependent schedule tables output by SynDEx into Network Code programs which can be seen as an "assembly code" level for time-driven distributed real-time systems. The main difficulty is to ensure the preservation of both functionality and the real-time guarantees computed by SynDEx in the presence of clock drifts (which are abstracted away in the scheduling model of SynDEx). Existing tools can convert the resulting Network Code programs into software and hardware-accelerated execution units