A first approach to king topologies for on-chip networks

Authors:
Esteban Stafford;Jose L. Bosque;Carmen Martínez;Fernando Vallejo;Ramon Beivide;Cristobal Camarero
Affiliations:
Electronics and Computers Department, University of Cantabria, Faculty of Sciences, Santander, Spain;Electronics and Computers Department, University of Cantabria, Faculty of Sciences, Santander, Spain;Electronics and Computers Department, University of Cantabria, Faculty of Sciences, Santander, Spain;Electronics and Computers Department, University of Cantabria, Faculty of Sciences, Santander, Spain;Electronics and Computers Department, University of Cantabria, Faculty of Sciences, Santander, Spain;Electronics and Computers Department, University of Cantabria, Faculty of Sciences, Santander, Spain
Venue:
Euro-Par'10 Proceedings of the 16th international Euro-Par conference on Parallel processing: Part II
Year:
2010

Citing 10
Cited 0

A reconfigurable arithmetic array for multimedia applications

FPGA '99 Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays
A distributed I/O architecture for HARTS

ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
The adaptive bubble router

Journal of Parallel and Distributed Computing
Diagonal and Toroidal Mesh Networks

IEEE Transactions on Computers
Principles and Practices of Interconnection Networks

Principles and Practices of Interconnection Networks
The BlackWidow High-Radix Clos Network

Proceedings of the 33rd annual international symposium on Computer Architecture
On-Chip Interconnection Architecture of the Tile Processor

IEEE Micro
Flattened Butterfly Topology for On-Chip Networks

Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture
Technology-Driven, Highly-Scalable Dragonfly Topology

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Twisted Torus Topologies for Enhanced Interconnection Networks

IEEE Transactions on Parallel and Distributed Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we propose two new topologies for on-chip networks that we have denoted as king mesh and king torus. These are a higher degree evolution of the classical mesh and torus topologies. In a king network packets can traverse the networks using orthogonal and diagonal movements like the king on a chess board. First we present a topological study addressing distance properties, bisection bandwidth and path diversity as well as a folding scheme. Second we analyze different routing mechanisms. Ranging from minimal distance routings to missrouting techniques which exploit the topological richness of these networks. Finally we make an exhaustive performance evaluation comparing the new king topologies with their classical counterparts. The experimental results show a performance improvement, that allow us to present these new topologies as better alternative to classical topologies.