Design space exploration for low-power reconfigurable fabrics

Authors:
Gayatri Mehta;Raymond R. Hoare;Justin Stander;Alex K. Jones
Affiliations:
Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA;Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA;Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA;Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA
Venue:
IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Year:
2006

Citing 6
Cited 1

High-Level Area and Performance Estimation of Hardware Building Blocks on FPGAs

FPL '00 Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications
RaPiD - Reconfigurable Pipelined Datapath

FPL '96 Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers
Metrics for Reconfigurable Architectures Characterization: Remanence and Scalability

IPDPS '03 Proceedings of the 17th International Symposium on Parallel and Distributed Processing
Generic Design Space Exploration for Reconfigurable Architectures

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
Reducing power while increasing performance with supercisc

ACM Transactions on Embedded Computing Systems (TECS)
Rapid VLIW processor customization for signal processing applications using combinational hardware functions

EURASIP Journal on Applied Signal Processing

Interconnect customization for a hardware fabric

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a parameterizable, coarse-grained, reconfigurable fabric model that attempts to maintain Field Programmable Gate Array (FPGA)-like programmability and Computer Aided Design (CAD), with Application Specific Integrated Circuit (ASIC)-like power characteristics for Digital Signal Processing (DSP) style applications. Using this model, architectural design space decisions are explored in order to define an energy-efficient fabric. The impact on energy and performance due to the variation of different parameters such as datawidth and interconnection flexibility has been studied. The multiplexer cardinality usage has also been studied by mapping some of the signal processing applications onto the fabric. The results point to the use of power optimized 32-bit width computational elements interconnected by low cardinality multiplexers like 4:1 multiplexers.