Proceedings of the 2012 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools
AHDAM: an asymmetric homogeneous with dynamic allocator manycore chip
Facing the Multicore-Challenge II
On the Simulation of HCI-Induced Variations of IC Timings at High Level
Journal of Electronic Testing: Theory and Applications
| Hi-index | 0.00 |
With the increase in the design complexity of MP-SoC architectures, flexible and accurate processor simulators became a necessity for exploring the vast design space solutions. In this paper, we present a flexible cycle-accurate ISS model based on ArchC 2.0 language. The model can have a variable pipeline depth and can be integrated easily in any SoC design based on SystemC. Its performance and capabilities are demonstrated by running MiBench embedded benchmark suite, while extracting pipeline statistics for each application.