A Bus-Based SoC Architecture for Flexible Module Placement on Reconfigurable FPGAs

Authors:
Andreas Oetken;Stefan Wildermann;Jurgen Teich;Dirk Koch
Affiliations:
-;-;-;-
Venue:
FPL '10 Proceedings of the 2010 International Conference on Field Programmable Logic and Applications
Year:
2010

Citing 0
Cited 3

Symbolic design space exploration for multi-mode reconfigurable systems

CODES+ISSS '11 Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Placing multimode streaming applications on dynamically partially reconfigurable architectures

International Journal of Reconfigurable Computing - Special issue on Selected Papers from the International Conference on Reconfigurable Computing and FPGAs (ReConFig'10)
A low overhead abstract architecture for FPGA resource management

ACM SIGARCH Computer Architecture News - ACM SIGARCH Computer Architecture News/HEART '12

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes an FPGA-based System-on-Chip (SoC) architecture with support for dynamic runtime reconfiguration. The SoC is divided into two parts, the static embedded CPU sub-system and the dynamically reconfigurable part. An additional bus system connects the embedded CPU sub-system with modules within the dynamic area, offering a flexible way to communicate among all SoC components. This makes it possible to implement a reconfigurable design with support for free module placement. An enhanced memory access method is included for high-speed access to an external memory. The dynamic part includes a streaming technology which implements a direct connection between reconfigurable modules. The paper describes the architecture and shows the advantages in a smart camera case study.