Placing multimode streaming applications on dynamically partially reconfigurable architectures

Authors:
S. Wildermann;J. Angermeier;E. Sibirko;J. Teich
Affiliations:
Hardware/Software Co-Design, University of Erlangen-Nuremberg, Erlangen, Germany;Hardware/Software Co-Design, University of Erlangen-Nuremberg, Erlangen, Germany;Hardware/Software Co-Design, University of Erlangen-Nuremberg, Erlangen, Germany;Hardware/Software Co-Design, University of Erlangen-Nuremberg, Erlangen, Germany
Venue:
International Journal of Reconfigurable Computing - Special issue on Selected Papers from the International Conference on Reconfigurable Computing and FPGAs (ReConFig'10)
Year:
2012

Citing 10
Cited 0

Automating Production of Run-Time Reconfigurable Designs

FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines
RMB -- A Reconfigurable Multiple Bus Network

HPCA '96 Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture
Area-efficient instruction set synthesis for reconfigurable system-on-chip designs

Proceedings of the 41st annual Design Automation Conference
A Novel Approach to Minimizing Reconfiguration Cost for LUT-Based FPGAs

VLSID '05 Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design
Efficient Reconfigurable On-Chip Buses for FPGAs

FCCM '08 Proceedings of the 2008 16th International Symposium on Field-Programmable Custom Computing Machines
A communication architecture for complex runtime reconfigurable systems and its implementation on spartan-3 FPGAs

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
Self-organizing computer vision for robust object tracking in smart cameras

ATC'10 Proceedings of the 7th international conference on Autonomic and trusted computing
A Bus-Based SoC Architecture for Flexible Module Placement on Reconfigurable FPGAs

FPL '10 Proceedings of the 2010 International Conference on Field Programmable Logic and Applications
Placing Streaming Applications with Similarities on Dynamically Partially Reconfigurable Architectures

RECONFIG '10 Proceedings of the 2010 International Conference on Reconfigurable Computing and FPGAs
Symbolic design space exploration for multi-mode reconfigurable systems

CODES+ISSS '11 Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

Quantified Score

Hi-index	0.00

Visualization

Abstract

By means of partial reconfiguration, parts of the hardware can be dynamically exchanged at runtime. This allows that streaming application running in differentmodes of the systems can share resources. In this paper, we discuss the architectural issues to design such reconfigurable systems. For being able to reduce reconfiguration time, this paper furthermore proposes a novel algorithm to aggregate several streaming applications into a single representation, called merge graph. The paper also proposes an algorithm to place streaming application at runtime which not only considers the placement and communication constraints, but also allows to place merge tasks. In a case study, we implement the proposed algorithm as runtime support on an FPGA-based system on chip. Furthermore, experiments show that reconfiguration time can be considerably reduced by applying our approach.