Using active NVRAM for I/O staging
Proceedings of the 2nd international workshop on Petascal data analytics: challenges and opportunities
A limits study of benefits from nanostore-based future data-centric system architectures
Proceedings of the 9th conference on Computing Frontiers
CloudRAMSort: fast and efficient large-scale distributed RAM sort on shared-nothing cluster
SIGMOD '12 Proceedings of the 2012 ACM SIGMOD International Conference on Management of Data
Integrating data-intensive cloud computing with multicores and clusters in an HPC course
Proceedings of the 17th ACM annual conference on Innovation and technology in computer science education
Toward on-chip datacenters: a perspective on general trends and on-chip particulars
The Journal of Supercomputing
Efficient virtual memory for big memory servers
Proceedings of the 40th Annual International Symposium on Computer Architecture
Algorithms for high-throughput disk-to-disk sorting
SC '13 Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis
Dynamic power management for multidomain system-on-chip platforms: An optimal control approach
ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special Section on Networks on Chip: Architecture, Tools, and Methodologies
NVM duet: unified working memory and persistent store architecture
Proceedings of the 19th international conference on Architectural support for programming languages and operating systems
System-level impacts of persistent main memory using a search engine
Microelectronics Journal
| Hi-index | 4.10 |
The confluence of emerging technologies and new data-centric workloads offers a unique opportunity to rethink traditional system architectures and memory hierarchies in future designs.