I2CSec: A secure serial Chip-to-Chip communication protocol

Authors:
Jesús Lázaro;Armando Astarloa;Aitzol Zuloaga;Unai Bidarte;Jaime Jiménez
Affiliations:
University of the Basque Country, Department of Electronics and Telecommunications Alameda Urquijo s/n, Bilbao, Spain;University of the Basque Country, Department of Electronics and Telecommunications Alameda Urquijo s/n, Bilbao, Spain;University of the Basque Country, Department of Electronics and Telecommunications Alameda Urquijo s/n, Bilbao, Spain;University of the Basque Country, Department of Electronics and Telecommunications Alameda Urquijo s/n, Bilbao, Spain;University of the Basque Country, Department of Electronics and Telecommunications Alameda Urquijo s/n, Bilbao, Spain
Venue:
Journal of Systems Architecture: the EUROMICRO Journal
Year:
2011

Citing 8
Cited 0

SPINS: security protocols for sensor networks

Wireless Networks
Introducing Core-Based System Design

IEEE Design & Test
Automating the Design of SOCs Using Cores

IEEE Design & Test
TinySec: a link layer security architecture for wireless sensor networks

SenSys '04 Proceedings of the 2nd international conference on Embedded networked sensor systems
Securing Embedded Systems

IEEE Security and Privacy
MiniSec: a secure sensor network communication architecture

Proceedings of the 6th international conference on Information processing in sensor networks
AES-Galois Counter Mode Encryption/Decryption FPGA Core for Industrial and Residential Gigabit Ethernet Communications

ARC '09 Proceedings of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications
Designing secure sensor networks

IEEE Wireless Communications

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a secured I2C (Inter-Integrated Circuit) protocol for Chip-to-Chip communications. The well known AES-GCM cryptographic and authentication algorithm is used to secure this low speed serial communication protocol. This securization allows the use of this standard into applications where security is an issue and the computation resources are constrained. Both the hardware architecture and the protocol are presented. The implementation of the I2CSec presented in the paper has been optimized for FPGA devices.