A parallel genetic algorithm on a multi-processor system-on-chip

Authors:
Rubem Euzébio Ferreira;Luiza de Macedo Mourelle;Nadia Nedjah
Affiliations:
Center of Informatics, State University of Rio de Janeiro, Brazil;Department of Systems Engineering and Computation, Faculty of Engineering, State University of Rio de Janeiro, Brazil;Department of Electronics Engineering and Telecommunications, Faculty of Engineering, State University of Rio de Janeiro, Brazil
Venue:
IEA/AIE'10 Proceedings of the 23rd international conference on Industrial engineering and other applications of applied intelligent systems - Volume Part II
Year:
2010

Citing 5
Cited 0

Networks on Chips: A New SoC Paradigm

Computer
Preface: special issue on networks on chip

Journal of Systems Architecture: the EUROMICRO Journal - Special issue: Networks on chip
Packetized On-Chip Interconnect Communication Analysis for MPSoC

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
HERMES: an infrastructure for low area overhead packet-switching networks on chip

Integration, the VLSI Journal - Special issue: Networks on chip and reconfigurable fabrics
Guest Editors' Introduction: The Network-on-Chip Paradigm in Practice and Research

IEEE Design & Test

Quantified Score

Hi-index	0.00

Visualization

Abstract

The aim of the work described in this paper is to investigate migration strategies for the execution of parallel genetic algorithms in a Multi-Processor System-on-Chip (MPSoC). Some multimedia and Internet applications for wireless communications are using genetic algorithms and can benefit of the advantages provided by parallel processing on MPSoCs. In order to run such algorithms, we use a Network-on-Chip platform, which provides the interconnection network required for the communication between processors. Two migration strategies are employed, in order to analyze the speedup and efficiency each one can provide, considering the communication costs they require.