Guest Editors' Introduction: The Network-on-Chip Paradigm in Practice and Research

Authors:
Andre Ivanov;Giovanni De Micheli
Affiliations:
University of British Columbia;Ecole Polytechnique Federale de Lausanne
Venue:
IEEE Design & Test
Year:
2005

Citing 0
Cited 8

A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks

Proceedings of the 33rd annual international symposium on Computer Architecture
On-chip network of intelligent sensors for controlling a mobile robot in an environment with obstacles

Proceedings of the 2007 workshop on Multimodal interfaces in semantic interaction
Designing efficient irregular networks for heterogeneous systems-on-chip

Journal of Systems Architecture: the EUROMICRO Journal
Dual-Channel Access Mechanism for Cost-Effective NoC Design

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
In-Network Caching for Chip Multiprocessors

HiPEAC '09 Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers
Evolutionary-based conflict-free scheduling of collective communications on spidergon NoCs

Proceedings of the 12th annual conference on Genetic and evolutionary computation
A fuzzy-based power-aware routing algorithm for network on chip

ICACT'10 Proceedings of the 12th international conference on Advanced communication technology
A parallel genetic algorithm on a multi-processor system-on-chip

IEA/AIE'10 Proceedings of the 23rd international conference on Industrial engineering and other applications of applied intelligent systems - Volume Part II

Quantified Score

Hi-index	0.00

Visualization

Abstract

The network-on-chip paradigm is an emerging paradigm that effectively addresses and presumably can overcome the many on-chip interconnection and communication challenges that already exist in today's chips or will likely occur in future chips. Effective on-chip implementation of network-based interconnect paradigms requires developing and deploying a whole new set of infrastructure IPs and supporting tools and methodologies. This special issue illustrates how, to date, engineers have successfully deployed NoCs to meet certain very-aggressive specifications. At the same time, the articles reveal many issues and challenges that require solutions if the NoC paradigm will indeed become a panacea or quasi-panacea for tomorrow驴s SoCs.