Automated generation of DSP program development tools using a machine description formalism

Authors:
A. Fauth;A. Knoll
Affiliations:
Technische Universität Berlin, Berlin, Germany;Technische Universität Berlin, Berlin, Germany
Venue:
ICASSP'93 Proceedings of the 1993 IEEE international conference on Acoustics, speech, and signal processing: plenary, special, audio, underwater acoustics, VLSI, neural networks - Volume I
Year:
1993

Citing 4
Cited 3

BURG: fast optimal instruction selection and tree parsing

ACM SIGPLAN Notices
Local Microcode Compaction Techniques

ACM Computing Surveys (CSUR)
Retargetable Compiler Code Generation

ACM Computing Surveys (CSUR)
Open-ended system for high-level synthesis of flexible signal processors

EURO-DAC '90 Proceedings of the conference on European design automation

Processor Description Languages

Processor Description Languages
Sandbridge software tools

SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
Harmless, a hardware architecture description language dedicated to real-time embedded system simulation

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

We introduce a retargetable microcode generator for application specific digital signal processors (ASDSPs). The primary goal of our work is to quickly provide system architects with the set of tools necessary for program development (assemblers, instruction set simulators, debuggers and compilers); in particular when the processor architecture is refined simultaneously with the algorithm. After a modification of the architecture, only the machine description written in our language nML must be altered, the tools are then produced automatically. The machine description need not explicitly list every possible instruction in full length. Instead, a derivation tree is described. Through the extensive use of inheritance and sharing of properties, this description can be very compact. Based on the latter, the recognition of critical data paths and the analysis of machine inherent parallelism is solely performed by the tool generator.