Exact moment matching model of transmission lines and application to interconnect delay estimation
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
PRIMA: passive reduced-order interconnect macromodeling algorithm
ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
The Elmore delay as a bound for RC trees with generalized input signals
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
VLSI: an investigation into the effect of non-uniform distribution of current on crosstalk noise
EHAC'08 Proceedings of the 7th WSEAS International Conference on Electronics, Hardware, Wireless and Optical Communications
| Hi-index | 0.00 |
Increasing interconnect-densities and high clock rates give rise to cross-coupling effects between on-chip interconnect wires - thus leading to significant delay and crosstalk noise problems that may affect signal integrity. In this paper, state-space-based analytical modelling expressions to examine the effect of crosstalk noise on circuit parameters are presented.