A correlation power analysis attack against tate pairing on FPGA

  • Authors:
  • Weibo Pan;William P. Marnane

  • Affiliations:
  • Dept. of Electrical and Electronic Engineering, University College Cork, Cork, Ireland;Dept. of Electrical and Electronic Engineering, University College Cork, Cork, Ireland

  • Venue:
  • ARC'11 Proceedings of the 7th international conference on Reconfigurable computing: architectures, tools and applications
  • Year:
  • 2011

Quantified Score

Hi-index 0.02

Visualization

Abstract

Pairings on elliptic curves are deeply researched and used in applications such as identity based schemes. Recently there have been several hardware implementations of the Tate Pairing. Along with the algorithms, their security has to be considered. This paper presents a correlation power analysis (CPA) attack against a Tate pairing implementation. Real power traces are taken from the FPGA implementation. The experimental result shows a successful attack.