A RISC architecture for 2DLNS-based signal processing

Authors:
M. Azarmehr;R. Muscedere
Affiliations:
Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset Avenue, Windsor, Ontario, Canada.;Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset Avenue, Windsor, Ontario, Canada
Venue:
International Journal of High Performance Systems Architecture
Year:
2011

Citing 5
Cited 0

Computer architecture (2nd ed.): a quantitative approach

Computer architecture (2nd ed.): a quantitative approach
The Designer's Guide to VHDL

The Designer's Guide to VHDL
Efficient Techniques for Binary-to-Multidigit Multidimensional Logarithmic Number System Conversion Using Range-Addressable Look-Up Tables

IEEE Transactions on Computers
A low-power two-digit multi-dimensional logarithmic number system filterbank architecture for a digital hearing aid

EURASIP Journal on Applied Signal Processing
The European Logarithmic Microprocesor

IEEE Transactions on Computers

Quantified Score

Hi-index	0.00

Visualization

Abstract

The multi-dimensional logarithmic number system (MDLNS) provides a reduction in the size of the number representation and promises a lower cost realisation of arithmetic operations. The non-linear nature of the representation and independency of the parallel-based computations combined with multi-digit extensions of the MDLNS representations along with simplified arithmetic operations, make MDLNS suitable for some multiplication intensive DSP applications. The work presented in this paper is the design and implementation of a 2DLNS-based processor architecture. This CPU takes advantage of a relatively simple architecture and a well designed organisation which greatly improves the implementation of many DSP algorithms. An assembly programme is also written to implement a 2DLNS-based filterbank architecture. This implementation demonstrates the efficiency and ease of use of 2DLNS CPU in real applications.