The first asynchronous microprocessor: the test results
ACM SIGARCH Computer Architecture News
IEEE Transactions on Computers
A Practical Comparison of Asynchronous Design Styles
ASYNC '01 Proceedings of the 7th International Symposium on Asynchronous Circuits and Systems
A New Design Technique for Weakly Indicating Function Blocks
DDECS '08 Proceedings of the 2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems
Principles of Asynchronous Circuit Design: A Systems Perspective
Principles of Asynchronous Circuit Design: A Systems Perspective
A standard cell based synchronous dual-bit adder with embedded carry look-ahead
ECS'10/ECCTD'10/ECCOM'10/ECCS'10 Proceedings of the European conference of systems, and European conference of circuits technology and devices, and European conference of communications, and European conference on Computer science
Hi-index | 0.00 |
The aim of this paper is to analyze the impact of local and global indication on a self-timed system architecture. Towards this end, we investigate the effect of these two indicating frameworks with respect to a 32-bit self-timed carry-ripple adder, constructed using a cascade of self-timed dual-bit adder modules. In both cases, the self-timed ripple carry adder corresponds to weak-indication. We consider the analysis from the perspective of both homogeneous and heterogeneous encoding of data, employing unordered delay-insensitive codes. The simulation results reveal that global indication benefits in terms of minimizing the power and area parameters while reporting a performance advantage over local indication.