Operating system for runtime reconfigurable multiprocessor systems

Authors:
Diana Göhringer;Michael Hübner;Etienne Nguepi Zeutebouo;Jürgen Becker
Affiliations:
Object Recognition Department, Fraunhofer IOSB, Ettlingen, Germany;ITIV, Karlsruhe Institute of Technology, Karlsruhe, Germany;Object Recognition Department, Fraunhofer IOSB, Ettlingen, Germany;ITIV, Karlsruhe Institute of Technology, Karlsruhe, Germany
Venue:
International Journal of Reconfigurable Computing - Special issue on selected papers from the 17th reconfigurable architectures workshop (RAW2010)
Year:
2011

Citing 5
Cited 2

Scheduling Computer and Manufacturing Processes

Scheduling Computer and Manufacturing Processes
Hard real-time reconfiguration port scheduling

Proceedings of the conference on Design, automation and test in Europe
An overview of reconfigurable hardware in embedded systems

EURASIP Journal on Embedded Systems
Data Reallocation by Exploiting FPGA Configuration Mechanisms

ARC '08 Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications
A Design Methodology for Application Partitioning and Architecture Development of Reconfigurable Multiprocessor Systems-on-Chip

FCCM '10 Proceedings of the 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines

An approach to manage reconfigurations and reduce area cost in hard real-time reconfigurable systems

ACM Transactions on Embedded Computing Systems (TECS)
Hardware---software optimizations of reconfigurable multi-core processors for floating-point computations of large sparse matrices

Journal of Real-Time Image Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Operating systems traditionally handle the task scheduling of one or more application instances on processor-like hardware architectures. RAMPSoC, a novel runtime adaptive multiprocessor System-on-Chip, exploits the dynamic reconfiguration on FPGAs to generate, start and terminate hardware and software tasks. The hardware tasks have to be transferred to the reconfigurable hardware via a configuration access port. The software tasks can be loaded into the local memory of the respective IP core either via the configuration access port or via the on-chip communication infrastructure (e.g. a Network-on-Chip). Recent-series of Xilinx FPGAs, such as Virtex-5, provide two Internal Configuration Access Ports, which cannot be accessed simultaneously. To prevent conflicts, the access to these ports as well as the hardware resource management needs to be controlled, e.g. by a special-purpose operating system running on an embedded processor. For that purpose and to handle the relations between temporally and spatially scheduled operations, the novel approach of an operating system is of high importance. This special purpose operating system, called CAP-OS (Configuration Access Port-Operating System), which will be presented in this paper, supports the clients using the configuration port with the services of priority-based access scheduling, hardware task mapping and resource management.