Dynamic reconfiguration of FPGAs
Selected papers from the Oxford 1993 international workshop on field programmable logic and applications on More FPGAs
Self Modifying Circuitry - A Platform for Tractable Virtual Circuitry
FPL '98 Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, From FPGAs to Computing Paradigm
A Virtual Hardware Operating System for the Xilinx XC6200
FPL '96 Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers
The swappable logic unit: a paradigm for virtual hardware
FCCM '97 Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines
A Lightweight Approach for Embedded Reconfiguration of FPGAs
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Run-time reconfigurabilility and other future trends
SBCCI '06 Proceedings of the 19th annual symposium on Integrated circuits and systems design
SBCCI '06 Proceedings of the 19th annual symposium on Integrated circuits and systems design
Operating system for runtime reconfigurable multiprocessor systems
International Journal of Reconfigurable Computing - Special issue on selected papers from the 17th reconfigurable architectures workshop (RAW2010)
| Hi-index | 0.00 |
Xilinx Virtex and Spartan FPGAs offer the possibility of dynamic and partial reconfiguration. This feature can be used in self-adaptive systems for providing the possibility to meet application requirements by exchanging parts of the hardware while other parts stay operative. The designer has to pay special attention to the communication wires connecting and crossing the reconfigurable areas. Module interfacing is still relatively complex, resource consuming and inflexible especially when regarding 2-dimensional reconfiguration approaches. In this paper a method is exploitet that overcomes these limitations achieved by using the reconfiguration interface not only for device configuration but also for data transfer between modules. In this paper we describe the approach in detail and present first implementation results.