A Lightweight Approach for Embedded Reconfiguration of FPGAs

Authors:
Brandon Blodget;Scott McMillan;Patrick Lysaght
Affiliations:
Xilinx Research Labs;Xilinx Inc.;Xilinx Research Labs
Venue:
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Year:
2003

Citing 0
Cited 19

On the Design of a Self-Reconfigurable SoPC Based Cryptographic Engine

ICDCSW '04 Proceedings of the 24th International Conference on Distributed Computing Systems Workshops - W7: EC (ICDCSW'04) - Volume 7
Real-time LUT-based network topologies for dynamic and partial FPGA self-reconfiguration

SBCCI '04 Proceedings of the 17th symposium on Integrated circuits and system design
Automatic Task Scheduling / Loop Unrolling using Dedicated RTR Controllers in Coarse Grain Reconfigurable Architectures

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
A Timed Petri Net Approach for Pre-Runtime Scheduling in Partial and Dynamic Reconfigurable Systems

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
Exploiting dynamic and partial reconfiguration for FPGAs: toolflow, architecture and system integration

SBCCI '06 Proceedings of the 19th annual symposium on Integrated circuits and systems design
On-line optimization of FPGA power-dissipation by exploiting run-time adaption of communication primitives

SBCCI '06 Proceedings of the 19th annual symposium on Integrated circuits and systems design
Task-based Hardware Reconfiguration in Mobile Robots Using FPGAs

Journal of Intelligent and Robotic Systems
Real-Time Management of Hardware and Software Tasks for FPGA-based Embedded Systems

IEEE Transactions on Computers
Efficient controller implementations for robot control

CSECS'06 Proceedings of the 5th WSEAS International Conference on Circuits, Systems, Electronics, Control & Signal Processing
Cost-and power optimized FPGA based system integration: methodologies and integration of a low-power capacity-based measurement application on Xilinx FPGAs

Proceedings of the conference on Design, automation and test in Europe
Data Reallocation by Exploiting FPGA Configuration Mechanisms

ARC '08 Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications
A Networked, Lightweight and Partially Reconfigurable Platform

ARC '08 Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications
A multilayer framework supporting autonomous run-time partial reconfiguration

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Ultra-Fast Downloading of Partial Bitstreams through Ethernet

ARCS '09 Proceedings of the 22nd International Conference on Architecture of Computing Systems
Secure processing using dynamic partial reconfiguration

Proceedings of the 5th Annual Workshop on Cyber Security and Information Intelligence Research: Cyber Security and Information Intelligence Challenges and Strategies
High level modeling of dynamic reconfigurable FPGAs

International Journal of Reconfigurable Computing - Selected papers from ReCoSoc08
Elementary block based 2-dimensional dynamic and partial reconfiguration for Virtex-II FPGAs

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Dynamic objects: Supporting fast and easy run-time reconfiguration in FPGAs

Journal of Systems Architecture: the EUROMICRO Journal
Decentralized control for dynamically reconfigurable FPGA systems

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a lightweight approach for embedded reconfiguration of Xilinx Virtex II驴 series FPGAs. A hardware and software infrastructure is reported that enables an FPGA to dynamically reconfigure itself under the control of a soft microprocessor core that is instantiated on the same array. The system provides a highly integrated, lightweight approach to dynamic reconfiguration for embedded systems. It combines the benefits of intelligent control, fast reconfiguration and small overhead.