Cost-and power optimized FPGA based system integration: methodologies and integration of a low-power capacity-based measurement application on Xilinx FPGAs

Authors:
Katarina Paulsson;Michael Hübner;Jürgen Becker
Affiliations:
Universität Karlsruhe (TH), Germany;Universität Karlsruhe (TH), Germany;Universität Karlsruhe (TH), Germany
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2008

Citing 5
Cited 3

Real-time LUT-based network topologies for dynamic and partial FPGA self-reconfiguration

SBCCI '04 Proceedings of the 17th symposium on Integrated circuits and system design
A Lightweight Approach for Embedded Reconfiguration of FPGAs

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Dynamic Interconnection of Reconfigurable Modules on Reconfigurable Devices

IEEE Design & Test
Partial and Dynamic Reconfiguration of FPGAs: a top down design methodology for an automatic implementation

ISVLSI '06 Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures
On-line optimization of FPGA power-dissipation by exploiting run-time adaption of communication primitives

SBCCI '06 Proceedings of the 19th annual symposium on Integrated circuits and systems design

Towards Novel Approaches in Design Automation for FPGA Power Optimization

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
DPR in high energy physics

Proceedings of the Conference on Design, Automation and Test in Europe
Performance of partial reconfiguration in FPGA systems: A survey and a cost model

ACM Transactions on Reconfigurable Technology and Systems (TRETS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

The application of Field Programmable Gate Arrays (FPGAs) in low power and low cost industrial mass products has become an important issue for designers of electronic systems. The flexibility and performance offered by reconfigurable hardware architectures often stands in the opposite to increased power consumption in comparison to Application Specific Integrated Circuit (ASIC) solutions. By exploiting the flexibility of reconfigurable hardware architectures, e.g. the capability of run-time HW reconfiguration of some modern FPGA devices, power consumption of FPGA-based solutions can be further decreased. This paper presents an approach for cost- and power optimized system integration of a low-power capacity-based measurement system by exploiting the dynamic and partial reconfiguration capability of Xilinx FPGAs.