Towards Novel Approaches in Design Automation for FPGA Power Optimization

Authors:
Juanjo Noguera;Robert Esser;Katarina Paulsson;Michael Hübner;Jürgen Becker
Affiliations:
Xilinx Research Labs, Dublin, Ireland;Xilinx Research Labs, Dublin, Ireland;Institute for Information Technologies, Universität Karlsruhe (TH), Karlsruhe, Germany 76131;Institute for Information Technologies, Universität Karlsruhe (TH), Karlsruhe, Germany 76131;Institute for Information Technologies, Universität Karlsruhe (TH), Karlsruhe, Germany 76131
Venue:
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
Year:
2009

Citing 8
Cited 0

Dynamic power consumption in Virtex™-II FPGA family

FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
Using On-Chip Configurable Logic to Reduce Embedded System Software Energy

FCCM '02 Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Power Estimation and Power Measurement of Xilinx Virtex FPGAs: Trade-Offs and Limitations

SBCCI '03 Proceedings of the 16th symposium on Integrated circuits and systems design
Methodology for high level estimation of FPGA power consumption

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
On-line optimization of FPGA power-dissipation by exploiting run-time adaption of communication primitives

SBCCI '06 Proceedings of the 19th annual symposium on Integrated circuits and systems design
Systematic Characterization of Programmable Packet Processing Pipelines

FCCM '06 Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Cost-and power optimized FPGA based system integration: methodologies and integration of a low-power capacity-based measurement application on Xilinx FPGAs

Proceedings of the conference on Design, automation and test in Europe
System-level power-performance tradeoffs for reconfigurable computing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The exploitation of reconfigurable architectures is currently increasing for high-performance applications e.g. signal processing systems. Until now however, general purpose processors are typically applied for lowpower applications partly due to the un-optimized design process of FPGA systems. Currently, the increasing requirements even on low-power applications force the investigation of alternative architectures such as FPGAs to enable higher flexibility for such applications. This paper presents a multi-level overview of power optimization for FPGA-based systems. Several novel design considerations for power reduction are described and discussed as well as the achieved results. The main objective of the presented work is to enable the flexibility of reconfigurable architectures even for low-power applications.