Methodology for high level estimation of FPGA power consumption

Authors:
Vijay Degalahal;Tim Tuan
Affiliations:
Pennsylvania State University, University Park, PA;Xilinx Research Labs, Logic Drive, San Jose, CA
Venue:
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Year:
2005

Citing 9
Cited 16

A survey of power estimation techniques in VLSI circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low-power design
Power macromodeling for high level power estimation

DAC '97 Proceedings of the 34th annual Design Automation Conference
A power macromodeling technique based on power sensitivity

DAC '98 Proceedings of the 35th annual Design Automation Conference
Low-energy embedded FPGA structures

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
The design of a low energy FPGA

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Dynamic power consumption in Virtex™-II FPGA family

FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
Architecture evaluation for power-efficient FPGAs

FPGA '03 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays
A Flexible Power Model for FPGAs

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
A Markov chain sequence generator for power macromodeling

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design

A 90nm low-power FPGA for battery-powered applications

Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays
Performance benefits of monolithically stacked 3D-FPGA

Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays
Trace-based framework for concurrent development of process and FPGA architecture considering process variation and reliability

Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays
RAT: RC Amenability Test for Rapid Performance Prediction

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Dynamic power optimization by exploiting self-reconfiguration in Xilinx Spartan 3-based systems

Microprocessors & Microsystems
Towards Novel Approaches in Design Automation for FPGA Power Optimization

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
Closed-loop modeling of power and temperature profiles of FPGAs

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
Experiments on data processing algorithms: energy efficiency of wireless and untethered field programmable gate array (FPGA)-based embedded systems

International Journal of Information and Communication Technology
Floorplan-based FPGA interconnect power estimation in DSP circuits

Proceedings of the 11th international workshop on System level interconnect prediction
Bitstream relocation with local clock domains for partially reconfigurable FPGAs

Proceedings of the Conference on Design, Automation and Test in Europe
Power estimation of embedded multiplier blocks in FPGAs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
An integer programming placement approach to FPGA clock power reduction

Proceedings of the 16th Asia and South Pacific Design Automation Conference
Exploration of the power-performance tradeoff through parameterization of FPGA-based multiprocessor systems

International Journal of Reconfigurable Computing - Special issue on selected papers from the international workshop on reconfigurable communication-centric systems on chips (ReCoSoC' 2010)
A complete dynamic power estimation model for data-paths in FPGA DSP designs

Integration, the VLSI Journal
Statistical Timing and Power Optimization of Architecture and Device for FPGAs

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
An automatic energy consumption characterization of processors using ArchC

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Power consumption in FPGA designs calls for power-aware design and power budgeting early in the design cycle. In this work, we leverage the FPGA architecture to present an efficient and accurate methodology for pre-silicon dynamic power estimation of FPGA-based designs. Our methodology uses device-level simulations to characterize a coarse-grained architectural model and incorporates architectural parameters to estimate the dominant wire capacitance. Such an approach not only reduces the need for tedious and time consuming silicon characterizations but ensures accurate pre-silicon power predictions. We apply the methodology to estimate the power consumption of a state-of-the-art Spartan-3™ FPGA family, evaluate the estimation results against silicon measurements, and present a detailed power breakdown of the FPGA. Our results find that the routing resources and the clock to consume the maximum power.