An integer programming placement approach to FPGA clock power reduction

Authors:
Alireza Rakhshanfar;Jason H. Anderson
Affiliations:
University of Toronto, Toronto, ON Canada;University of Toronto, Toronto, ON Canada
Venue:
Proceedings of the 16th Asia and South Pacific Design Automation Conference
Year:
2011

Citing 9
Cited 0

Dynamic power consumption in Virtex™-II FPGA family

FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
I/O placement for FPGAs with multiple I/O standards

FPGA '03 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays
FastPlace: efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model

Proceedings of the 2004 international symposium on Physical design
Methodology for high level estimation of FPGA power consumption

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Clock power reduction for virtex-5 FPGAs

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
Towards scalable placement for FPGAs

Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays
PASAP: power aware structured ASIC placement

Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
Measuring the Gap Between FPGAs and ASICs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Clock signals are responsible for a significant portion of dynamic power in FPGAs owing to their high toggle frequency and capacitance. Clock signals are distributed to loads through a programmable routing tree network, designed to provide low delay and low skew. The placement step of the FPGA CAD flow plays a key role in influencing clock power, as clock tree branches are connected based solely on the placement of the clock loads. In this paper, we present a placement-based approach to clock power reduction based on an integer linear programming (ILP) formulation. Our technique is intended to be used as an optimization post-pass executed after traditional placement, and it offers fine-grained control of the amount by which clock power is optimized versus other placement criteria. Results show that the proposed technique reduces clock network capacitance by over 50% with minimal deleterious impact on post-routed wirelength and circuit speed.