An algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesis

Authors:
Vojin G. Oklobdzija
Affiliations:
Department of Electrical and Computer Engineering, University of California, Davis, CA
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
1994

Citing 0
Cited 4

Dual-mode floating-point adder architectures

Journal of Systems Architecture: the EUROMICRO Journal
FPGA-implementation of atan(Y/X) based on logarithmic transformation and LUT-based techniques

Journal of Systems Architecture: the EUROMICRO Journal
Sabrewing: A lightweight architecture for combined floating-point and integer arithmetic

ACM Transactions on Architecture and Code Optimization (TACO) - HIPEAC Papers
VLSI architecture of arithmetic coder used in SPIHT

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

A novel way of implementing the leading zero detector (LZD) circuit is presented. The implementation is based on an algorithmic approach resulting in a modular and scalable circuit for any number of bits. We designed a 32 and 64 bit leading zero detector circuit in CMOS and ECL technology. The CMOS version was designed using both: logic synthesis and an algorithmic approach. The algorithmic implementation is compared with the results obtained using modern logic synthesis tools in the same 0.6 µm CMOS technology. The implementation based on an algorithmic approach showed an advantage compared to the results produced by the logic synthesis. ECL implementation of the 64 bit LZD circuit was simulated to perform in under 200 ps for nominal speed.