A low latency asynchronous arbitration circuit

Authors:
Alexandre Yakovlev;Alexei Petrov;Luciano Lavagno
Affiliations:
Department of Computing Science, University of Newcastle upon Tyne, England;Department of Computing Science, St. Petersburg Electrical Engineering University, St. Petersburg, Russia;Dipartimento di Elettronica, Politecnico di Torino, Torino, Italy
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
1994

Citing 7
Cited 0

Trace theory for automatic hierarchical verification of speed-independent circuits

Trace theory for automatic hierarchical verification of speed-independent circuits
A unified signal transition graph model for asynchronous control circuit synthesis

ICCAD '92 1992 IEEE/ACM international conference proceedings on Computer-aided design
Implementation of a packet switching device as a delay-insensitive circuit

Proceedings of the 1993 symposium on Research on integrated systems
Concurrent hardware: the theory and practice of self-timed design

Concurrent hardware: the theory and practice of self-timed design
Formal Verification of an Arbiter Cascade

Proceedings of the 13th International Conference on Application and Theory of Petri Nets
Asynchronous Arbiters

IEEE Transactions on Computers
Asynchronous Arbiter Module

IEEE Transactions on Computers

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present an asynchronous circuit for an arbiter cell that can be used to construct cascaded muitiway arbitration circuits. The circuit is completely speed-independent. It has a short response delay at the input request-grant handshake link due to both a) the propagation of requests in parallel with starting arbitration and b) the concurrent resetting of request-grant handshakes in different cascades of a request-grant propagation chain.