The use of nanoelectronic devices in highly parallel computing systems

Authors:
Terry J. Fountain;Michael J. B. Duff;David G. Crawley;Chris D. Tomlinson;Colin D. Moffat
Affiliations:
Image Processing Group, Department of Physics and Astronomy, University College, London;Image Processing Group, Department of Physics and Astronomy, University College, London;Image Processing Group, Department of Physics and Astronomy, University College, London;Image Processing Group, Department of Physics and Astronomy, University College, London;Image Processing Group, Department of Physics and Astronomy, University College, London
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
1998

Citing 2
Cited 4

Parallel computing: principles and practice

Parallel computing: principles and practice
The propagated instruction processor

BMVC '95 Proceedings of the 6th British conference on Machine vision (Vol. 2)

Towards nanocomputer architecture

CRPIT '02 Proceedings of the seventh Asia-Pacific conference on Computer systems architecture
Associative Matrix for Nano-Scale Integrated Circuits

MICRONEURO '99 Proceedings of the 7th International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems
NANA: A nano-scale active network architecture

ACM Journal on Emerging Technologies in Computing Systems (JETC)
Towards achieving reliable and high-performance nanocomputing via dynamic redundancy allocation

ACM Journal on Emerging Technologies in Computing Systems (JETC)

Quantified Score

Hi-index	0.00

Visualization

Abstract

The continuing development of smaller electronic devices into the nanoelectronic regime offers great possibilities for the construction of highly parallel computers. This paper describes work designed to discover the best ways to take advantage of this opportunity. Simulated results are presented which indicate that improvements in clock rates of two orders of magnitude, and in packing density of three orders of magnitude, over the best current systems, should be attainable. These results apply to the class of data-parallel computers, and their attainment demands modifications to the design which are also described. Evaluation of the requirements of alternative classes of parallel architecture is currently under way, together with a study of the vitally important area of fault-tolerance.