On portable macrocell FPU generators for division and square root operators complying to the full IEEE-754 standard

Authors:
Mourad Aberbour;Alain Houelle;Habib Mehrez;Nicolas Vaucher;Alain Guyot
Affiliations:
LIP6/ASIM Laboratory, Université Pierre et Marie Curie, Paris Cedex, France;LIP6/ASIM Laboratory, Université Pierre et Marie Curie, Paris Cedex, France;LIP6/ASIM Laboratory, Université Pierre et Marie Curie, Paris Cedex, France;LIP6/ASIM Laboratory, Université Pierre et Marie Curie, Paris Cedex, France;Integrated Systems Design Group, TIMA Laboratory, Grenoble Cedex, France
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
1998

Citing 6
Cited 2

What every computer scientist should know about floating-point arithmetic

ACM Computing Surveys (CSUR)
Digital Computer Arithmetic

Digital Computer Arithmetic
Bristle Blocks: A silicon compiler

DAC '79 Proceedings of the 16th Design Automation Conference
Comparison of the layout synthesis of radix-2 and pseudo-radix-4 dividers

VLSID '95 Proceedings of the 8th International Conference on VLSI Design
A Regular Layout for Parallel Adders

IEEE Transactions on Computers
The Correspondence Between Methods of Digital Division and Multiplier Recoding Procedures

IEEE Transactions on Computers

EUDOXUS: A WWW-based Generator of Reusable Arithmetic Cores

RSP '01 Proceedings of the 12th International Workshop on Rapid System Prototyping
A core generator for arithmetic cores and testing structures with a network interface

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we investigate the design of macrocell generators of division and square root floating-point operators. The number representation used in our operators is the IEEE- 754-1985 standard for binary floating-point numbers. The design and implementation of the generators rely on a powerful multiview macroblock generator tool called GenOptim. This computeraided design (CAD) tool is able to output a set of different descriptions for several VLSI technologies as well as field programmable gate arrays (FPGA's). The division and square root operators described in this paper use the signed-binary-digit representation. We start first by describing the operators for the significand, then we investigate the IEEE floating-point operators. All along this paper, and wherever appropriate, we present the implementation results using the GenOptim environment.