A UHF current-mode continuous-time band-pass delta sigma modulator using fully balanced active inductor

Authors:
Qiuning Chen;Kamal El-Sankary;Ezz El-Masry
Affiliations:
Department of Electrical and Computer Engineering, Dalhousie University, Halifax, Canada;Microelectronics & VLSI Research Laboratory, Department of Electrical and Computer Engineering, Dalhousie University, Halifax, Canada B3J 1Z1;Department of Electrical and Computer Engineering, Dalhousie University, Halifax, Canada
Venue:
Analog Integrated Circuits and Signal Processing
Year:
2011

Citing 6
Cited 0

Continuous-time delta-sigma modulators for high-speed A/D conversion: theory, practice and fundamental performance limits

Continuous-time delta-sigma modulators for high-speed A/D conversion: theory, practice and fundamental performance limits
Metastability Requirements for a 2 GHz CMOS ΔΣ Modulator

ICSENG '05 Proceedings of the 18th International Conference on Systems Engineering
A 1GHz CMOS fourth-order continuous-time bandpass sigma delta modulator for RF receiver front end A/D conversion

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits
CMOS Current Amplifiers: Speed versus Nonlinearity

CMOS Current Amplifiers: Speed versus Nonlinearity
CMOS tuners for mobile TV

IEEE Communications Magazine

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper introduces a 2 GHz continuous-time (CT) fourth order current-mode (CM) band-pass 0.18 μm CMOS delta sigma modulator (DSM) utilizing a fully balanced active inductor. The proposed active inductor takes advantage of positive feedback topology and features accurate loss compensation as well as independent tunability of quality factor and resonant frequency. Based on this active inductor, a CM Ultra High Frequency (UHF) resonator is also proposed, exhibiting a very small on-chip area. Moreover, a high speed CM quantizer working with one single clock is brought into eliminate the error introduced by clock generators. The post layout simulation of the DSM exhibits a peak SNDR of 43.6 dB at 500 MHz with a 40 MHz signal bandwidth while the center frequency can be tuned between 450 and 500 MHz. The measured results give an averaged SNDR of 33 dB with 40 MHz signal bandwidth, where the center frequency is tunable from 300 MHz to 350 MHz. This design consumes only 45 mW under 1.8 V power supply and occupies an area of 0.133 mm2.