HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing

  • Authors:
  • Michael Pellauer;Michael Adler;Michel Kinsy;Angshuman Parashar;Joel Emer

  • Affiliations:
  • Computation Structures Group, Computer Science and A.I. Lab, Massachusetts Institute of Technology;VSSAD Group, Intel Corporation;Computation Structures Group, Computer Science and A.I. Lab, Massachusetts Institute of Technology;VSSAD Group, Intel Corporation;Computation Structures Group, Computer Science and A.I. Lab, Massachusetts Institute of Technology

  • Venue:
  • HPCA '11 Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture
  • Year:
  • 2011

Quantified Score

Hi-index 0.00

Visualization

Abstract

In this paper we present the HAsim FPGA-accelerated simulator. HAsim is able to model a shared-memory multicore system including detailed core pipelines, cache hierarchy, and on-chip network, using a single FPGA. We describe the scaling techniques that make this possible, including novel uses of time-multiplexing in the core pipeline and on-chip network. We compare our time-multiplexed approach to a direct implementation, and present a case study that motivates why high-detail simulations should continue to play a role in the architectural exploration process.