Fat-trees: universal networks for hardware-efficient supercomputing
IEEE Transactions on Computers
A Power and Performance Model for Network-on-Chip Architectures
Proceedings of the conference on Design, automation and test in Europe - Volume 2
Principles and Practices of Interconnection Networks
Principles and Practices of Interconnection Networks
A Complete Network-On-Chip Emulation Framework
Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
HS-Scale: a Hardware-Software Scalable MP-SOC Architecture for embedded Systems
ISVLSI '07 Proceedings of the IEEE Computer Society Annual Symposium on VLSI
Computer Organization and Design: The Hardware/Software Interface
Computer Organization and Design: The Hardware/Software Interface
Application-aware deadlock-free oblivious routing
Proceedings of the 36th annual international symposium on Computer architecture
RAMP gold: an FPGA-based architecture simulator for multiprocessors
Proceedings of the 47th Design Automation Conference
Deadlock-free fine-grained thread migration
NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing
HPCA '11 Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture
Scalable, accurate multicore simulation in the 1000-core era
ISPASS '11 Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software
Heracles: Fully Synthesizable Parameterized MIPS-Based Multicore System
FPL '11 Proceedings of the 2011 21st International Conference on Field Programmable Logic and Applications
Leveraging latency-insensitivity to ease multiple FPGA design
Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays
| Hi-index | 0.00 |