A Novel Design Methodology for Implementing Reliability-Aware Systems on SRAM-Based FPGAs

Authors:
Cristiana Bolchini;Antonio Miele;Chiara Sandionigi
Affiliations:
Politecnico di Milano, Milano;Politecnico di Milano, Milano;Politecnico di Milano, Milano
Venue:
IEEE Transactions on Computers
Year:
2011

Citing 0
Cited 6

A soft error vulnerability analysis framework for Xilinx FPGAs

Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays
Aging-aware hardware-software task partitioning for reliable reconfigurable multiprocessor systems

Proceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems
Scrubbing unit repositioning for fast error repair in FPGAs

Proceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems
A Fault Tolerant Approach for FPGA Embedded Processors Based on Runtime Partial Reconfiguration

Journal of Electronic Testing: Theory and Applications
Autonomous Fault-Tolerant Systems onto SRAM-based FPGA Platforms

Journal of Electronic Testing: Theory and Applications
A survey of cross-layer power-reliability tradeoffs in multi and many core systems-on-chip

Microprocessors & Microsystems

Quantified Score

Hi-index	14.98

Visualization

Abstract

This paper presents a novel design flow for the implementation of digital systems onto SRAM-based FPGAs with soft error mitigation properties. Traditional fault detection/tolerance techniques are coupled with the device dynamic reconfiguration property to achieve soft error mitigation capabilities, and are applied to the single component, to groups of components or to the entire system, based on the most convenient trade-off with respect to a set of parameters. The design flow performs a two-steps multiobjective design space exploration, driven by a cost function taking into account resource utilization, area, and reconfiguration time. A floorplanning based on precise FPGA resource models is introduced to guarantee the feasibility of the hardened solution, identifying a convenient mapping onto the heterogeneous reconfigurable fabric. Experimental results show that the achieved solutions, aimed at achieving a prompt, "on demand” recovery when fault occurs, are characterized by a reduction in reconfiguration time that is higher than 80 percent, a significant improvement with respect to classical solutions.