An ILP formulation for task scheduling on heterogeneous chip multiprocessors

Authors:
Suleyman Tosun;Nazanin Mansouri;Mahmut Kandemir;Ozcan Ozturk
Affiliations:
Computer Engineering Department, Selcuk University, Konya, Turkey;EECS Department, Syracuse University, Syracuse, NY;Computer Science and Engineering Department, The Pennsylvania State University, PA;Computer Science and Engineering Department, The Pennsylvania State University, PA
Venue:
ISCIS'06 Proceedings of the 21st international conference on Computer and Information Sciences
Year:
2006

Citing 6
Cited 2

Voltage scheduling problem for dynamically variable voltage processors

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
A System Level Approach in Designing Dual-Duplex Fault Tolerant Embedded Systems

IOLTW '02 Proceedings of the Proceedings of The Eighth IEEE International On-Line Testing Workshop (IOLTW'02)
Reliability-Aware Co-Synthesis for Embedded Systems

ASAP '04 Proceedings of the Application-Specific Systems, Architectures and Processors, 15th IEEE International Conference
Reliability-Centric High-Level Synthesis

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Scheduling for reduced CPU energy

OSDI '94 Proceedings of the 1st USENIX conference on Operating Systems Design and Implementation

Energy- and reliability-aware task scheduling onto heterogeneous MPSoC architectures

The Journal of Supercomputing
Performance-driven dynamic thermal management of MPSoC based on task rescheduling

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.00

Visualization

Abstract

One of the main difficuties to map an embedded application onto a multiprocessor architecture is that there are multiple ways of this mapping due to several constraints. In this paper, we present an Integer Linear Programming based framework that maps a given application (represented as a task graph) onto a Heterogeneous Chip Multiprocessor architecture. Our framework can be used with several objective functions such as energy, performance, and fallibility (opposite of reliability). We use Dynamic Voltage Scaling (DVS) for reducing energy consumption while we employ task duplication to minimize fallibility. Our experimental results show that over 50% improvements on energy consumption are possible by using DVS, and the fully task duplicated schedules can be achieved under tight performance and energy bounds.