Hardware budget and runtime system for data-driven multithreaded chip multiprocessor

Authors:
Kyriakos Stavrou;Pedro Trancoso;Paraskevas Evripidou
Affiliations:
Department of Computer Science, University of Cyprus, Nicosia, Cyprus;Department of Computer Science, University of Cyprus, Nicosia, Cyprus;Department of Computer Science, University of Cyprus, Nicosia, Cyprus
Venue:
ACSAC'06 Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture
Year:
2006

Citing 11
Cited 0

The SPLASH-2 programs: characterization and methodological considerations

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
The case for a single-chip multiprocessor

Proceedings of the seventh international conference on Architectural support for programming languages and operating systems
D3-Machine: a decoupled data-driven multithreaded architecture with variable resolution support

Parallel Computing
Simics: A Full System Simulation Platform

Computer
A preliminary architecture for a basic data-flow processor

ISCA '75 Proceedings of the 2nd annual symposium on Computer architecture
Area and System Clock Effects on SMT/CMP Processors

Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques
First version of a data flow procedure language

Programming Symposium, Proceedings Colloque sur la Programmation
A multiple processor data flow machine that supports generalized procedures

ISCA '81 Proceedings of the 8th annual symposium on Computer Architecture
Data-Driven Multithreading Using Conventional Microprocessors

IEEE Transactions on Parallel and Distributed Systems
A case for chip multiprocessors based on the data-driven multithreading model

International Journal of Parallel Programming
DDM-CMP: data-driven multithreading on a chip multiprocessor

SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

The Data-Driven Multithreading Chip Multiprocessor (DDM-CMP) architecture has been shown to overcome the power and memory wall limitations by combining two key technologies: the use of the Data-Driven Multithreading (DDM) model of execution, and the Chip-Multiprocessor architecture. DDM is able to hide memory and synchronization latencies providing significant performance gains whereas the use of of the CMP architecture offers high-degree of parallelism at low complexity design and is therefore power efficient. This paper presents the hardware budget analysis and the runtime support system for the DDM-CMP architecture. The hardware analysis shows that the DDM benefits may be achieved with only a 17% hardware cost increase compared to a traditional chip-multiprocessor implementation. The support for the runtime system was designed in such a way that allows the DDM applications to execute on the DDM-CMP chip using a regular, non-modified, Operating System and CPU cores.