DDM-CMP: data-driven multithreading on a chip multiprocessor

Authors:
Kyriakos Stavrou;Paraskevas Evripidou;Pedro Trancoso
Affiliations:
Department of Computers Science, University of Cyprus, Nicosia, Cyprus;Department of Computers Science, University of Cyprus, Nicosia, Cyprus;Department of Computers Science, University of Cyprus, Nicosia, Cyprus
Venue:
SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
Year:
2005

Citing 10
Cited 3

The SPLASH-2 programs: characterization and methodological considerations

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
The case for a single-chip multiprocessor

Proceedings of the seventh international conference on Architectural support for programming languages and operating systems
Complexity-effective superscalar processors

Proceedings of the 24th annual international symposium on Computer architecture
Clock rate versus IPC: the end of the road for conventional microarchitectures

Proceedings of the 27th annual international symposium on Computer architecture
Piranha: a scalable architecture based on single-chip multiprocessing

Proceedings of the 27th annual international symposium on Computer architecture
D3-Machine: a decoupled data-driven multithreaded architecture with variable resolution support

Parallel Computing
The Stanford Hydra CMP

IEEE Micro
An overview of the BlueGene/L Supercomputer

Proceedings of the 2002 ACM/IEEE conference on Supercomputing
Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams

Proceedings of the 31st annual international symposium on Computer architecture
IBM Power5 Chip: A Dual-Core Multithreaded Processor

IEEE Micro

A case for chip multiprocessors based on the data-driven multithreading model

International Journal of Parallel Programming
Chip multiprocessor based on data-driven multithreading model

International Journal of High Performance Systems Architecture
Hardware budget and runtime system for data-driven multithreaded chip multiprocessor

ACSAC'06 Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

High-end microprocessors achieve their performance as a result of adding more features and therefore increasing their complexity. In this paper we present DDM-CMP, a Chip-Multiprocessor using the Data-Driven Multithreading execution model. As a proof-of-concept we present a DDM-CMP configuration with the same hardware budget as a high-end processor. In that budget we implement four simpler CPUs, the TSUs, and the interconnection network. An estimation of DDMCMP performance for the execution of SPLASH-2 kernels shows that, for the same clock frequency, DDM-CMP achieves a speedup of 2.6 to 7.6 compared to the high-end processor. A lower frequency configuration, which is more powerefficient, still achieves high speedup (1.1 to 3.3). These encouraging results lead us to believe that the proposed architecture has a significant benefit over traditional designs.