Synchronous elastic circuits

Authors:
Mike Kishinevsky;Jordi Cortadella;Bill Grundmann;Sava Krstić;John O'Leary
Affiliations:
Strategic CAD Labs, Intel Corporation, Hillsboro, Oregon;Universitat Politècnica de Catalunya, Barcelona, Spain;Strategic CAD Labs, Intel Corporation, Hillsboro, Oregon;Strategic CAD Labs, Intel Corporation, Hillsboro, Oregon;Strategic CAD Labs, Intel Corporation, Hillsboro, Oregon
Venue:
CSR'06 Proceedings of the First international computer science conference on Theory and Applications
Year:
2006

Citing 5
Cited 0

Robust interfaces for mixed-timing systems with application to latency-insensitive protocols

Proceedings of the 38th annual Design Automation Conference
Coping with Latency in SOC Design

IEEE Micro
Synchronous Interlocked Pipelines

ASYNC '02 Proceedings of the 8th International Symposium on Asynchronus Circuits and Systems
A Novel Technique Towards Eliminating the Global Clock in VLSI Circuits

VLSID '04 Proceedings of the 17th International Conference on VLSI Design
Theory of latency-insensitive design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Synchronous elastic circuits (also known as latency-insensitive and latency-tolerant) behave independently of the latencies of computations and communication channels.