Register array structure for effective edge filtering operation of deblocking filter

Authors:
Jongwoo Bae;Neungsoo Park;Seong-Won Lee
Affiliations:
System LSI Division, Samsung Electronics, Co. Ltd., Suwon, Korea;Dept. of Computer Engineering, Konkuk University, Korea;Dept. of Computer Engineering, Kwangwoon University, Korea
Venue:
EUC'06 Proceedings of the 2006 international conference on Embedded and Ubiquitous Computing
Year:
2006

Citing 5
Cited 0

Architecture design for deblocking filter in H.264/JVT/AVC

ICME '03 Proceedings of the 2003 International Conference on Multimedia and Expo - Volume 2
A Highly Parallel Architecture for Deblocking Filter in H.264/AVC

IEICE - Transactions on Information and Systems
An efficient architecture for adaptive deblocking filter of H.264/AVC video coding

IEEE Transactions on Consumer Electronics
Overview of the H.264/AVC video coding standard

IEEE Transactions on Circuits and Systems for Video Technology
Adaptive deblocking filter

IEEE Transactions on Circuits and Systems for Video Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we propose a novel deblocking filter architecture using register array structure for standard video codec hardware. The proposed register array consists of multiple sub-macroblocks for a single macroblock and several sub-macroblock registers for the up and left neighboring macroblocks. The operation procedure of the register array is also presented. The proposed register array achieves fast operating speed and small circuit size at the same time