SONA: an on-chip network for scalable interconnection of AMBA-Based IPs

Authors:
Eui Bong Jung;Han Wook Cho;Neungsoo Park;Yong Ho Song
Affiliations:
College of Information and Communications, Hanyang University, Seoul, Korea;College of Information and Communications, Hanyang University, Seoul, Korea;Dept. of Computer Science and Engineering, Konkuk University, Seoul, Korea;College of Information and Communications, Hanyang University, Seoul, Korea
Venue:
ICCS'06 Proceedings of the 6th international conference on Computational Science - Volume Part IV
Year:
2006

Citing 3
Cited 0

Deadlock-Free Message Routing in Multiprocessor Interconnection Networks

IEEE Transactions on Computers
aSOC: A Scalable, Single-Chip Communications Architecture

PACT '00 Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques
Principles and Practices of Interconnection Networks

Principles and Practices of Interconnection Networks

Quantified Score

Hi-index	0.00

Visualization

Abstract

Many recent SoCs use one or more busses to provide internal communication paths among integrated IP cores. As the number of cores in a SoC increases, however, the non-scalable communication bandwidth of bus tends to become a bottleneck to achieve high performance. In this paper, we present a scalable switch-based on-chip network, called SONA, which can be used to provide communication paths among existing AMBA-based IP cores. The network interfaces and routers for the on-chip network are modeled in register transfer level and simulated to measure the performance in latency. The simulation results indicate that the proposed on-chip network can be used to provide scalable communication infrastructure for AMBA-based IP cores with a reasonable cost.