Design and verification for hierarchical power efficiency system (HPES) design techniques using low power CMOS digital logic

Authors:
Taikyeong Jeong;Jaemyoung Lee
Affiliations:
Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX;Korea Polytechnic University, Korea ROK
Venue:
ICCS'06 Proceedings of the 6th international conference on Computational Science - Volume Part I
Year:
2006

Citing 3
Cited 0

Dual-threshold voltage assignment with transistor sizing for low power CMOS circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Low Power Digital CMOS Design

Low Power Digital CMOS Design
RT-Level ITC'99 Benchmarks and First ATPG Results

IEEE Design & Test

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents the design implementation of digital circuit and verification method for power efficiency systems, focused on static power consumption while the CMOS logic is in standby mode. As complexity rises, it is necessary to study the effects of system energy at the circuit level and to develop accurate fault models to ensure system dependability. Our approach to designing reliable hardware involves techniques for hierarchical power efficiency system (HPES) design and a judicious mixture of verification method is verified by this formal refinement. This design methodology is validated by the low power adder with functional verification at the chip level after satisfying the design specification. It also describes a new HPES integration method combining low power circuit for special purpose computers. The use of new circuits and their corresponding HPES design techniques leads to minimal system failure in terms of reliability, speed, low power and design complexity over a wide range of integrated circuit (IC) designs.