A new technique for program code compression in embedded microprocessor

Authors:
Ming-che Lai;Kui Dai;Li Shen;Zhi-ying Wang
Affiliations:
School of Computer National University of Defense Technology, Changsha, P.R. China;School of Computer National University of Defense Technology, Changsha, P.R. China;School of Computer National University of Defense Technology, Changsha, P.R. China;School of Computer National University of Defense Technology, Changsha, P.R. China
Venue:
ICESS'04 Proceedings of the First international conference on Embedded Software and Systems
Year:
2004

Citing 5
Cited 0

Executing compressed programs on an embedded RISC architecture

MICRO 25 Proceedings of the 25th annual international symposium on Microarchitecture
Improving code density using compression techniques

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
Code compression for embedded systems

DAC '98 Proceedings of the 35th annual Design Automation Conference
A code decompression architecture for VLIW processors

Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture
A decompression core for powerPC

IBM Journal of Research and Development

Quantified Score

Hi-index	0.00

Visualization

Abstract

Program code compression has become a critical technology nowadays, and it can promote the performance of microprocessor systems. But compression techniques nowadays can hardly achieve both satisfactory compression ratio and low hardware complexity. A new program code compression method is proposed in this paper. Experiment results show that the code sizes of ARM and OR1200 microprocessor can be efficiently reduced by 32.2% and 36.9% individually with this algorithm, resulting to a sharp decrease in memory traffic. A hardware decompressing prototype is also presented, revealing its advantage in ultra high speed decompression and low hardware complexity.