Power and performance tradeoffs using various caching strategies
ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
Modern Control Systems
Saving energy with architectural and frequency adaptations for multimedia applications
Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture
Joint local and global hardware adaptations for energy
Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
Design and Evaluation of a Feedback Control EDF Scheduling Algorithm
RTSS '99 Proceedings of the 20th IEEE Real-Time Systems Symposium
Performance specifications and metrics for adaptive real-time systems
RTSS'10 Proceedings of the 21st IEEE conference on Real-time systems symposium
IPC Control for Multiple Real-Time Threads on an In-Order SMT Processor
HiPEAC '09 Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers
Towards a Statistical Model of a Microprocessor's Throughput by Analyzing Pipeline Stalls
SEUS '09 Proceedings of the 7th IFIP WG 10.2 International Workshop on Software Technologies for Embedded and Ubiquitous Systems
Chip-size evaluation of a multithreaded processor enhanced with a PID controller
SEUS'10 Proceedings of the 8th IFIP WG 10.2 international conference on Software technologies for embedded and ubiquitous systems
Hi-index | 0.00 |
Our aim is to investigate if it is possible to control the throughput (IPC rate) of a thread running on a multithreaded Java processor by a closed feedback loop. We implemented a Proportional/Integral/Differential (PID) controller in the processor simulator of the Komodo microcontroller developed at the universities of Karlsruhe and Augsburg to simulate the PID controller as an additional hardware module. It uses the GP (Guaranteed Percentage) scheduling to control the thread. Evaluations show that the aimed IPC rate of a thread is achieved by the controller thus improving the real-time capabilities of the Java processor.