FPGAs for improved energy efficiency in processor based systems

Authors:
P. C. Kwan;C. T. Clarke
Affiliations:
Department of Electronic and Electrical Engineering, The University of Bath, Bath, UK;Department of Electronic and Electrical Engineering, The University of Bath, Bath, UK
Venue:
ACSAC'05 Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture
Year:
2005

Citing 3
Cited 1

A low power SRAM using auto-backgate-controlled MT-CMOS

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
Drowsy caches: simple techniques for reducing leakage power

ISCA '02 Proceedings of the 29th annual international symposium on Computer architecture
Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture

On the asymptotic costs of multiplexer-based reconfigurability

Proceedings of the 49th Annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

Processor based embedded systems often need to apply simple filter functions to input data. In this paper we examine the relative energy efficiency of microprocessor and Field Programmable Gate Array (FPGA) implementations of these functions. We show that considerable savings can be achieved by adding an FPGA to a microprocessor based systems and propose a strategy to reduce the impact of the excessive leakage energy overhead in low data rate applications.