Combining offline and online optimizations: register allocation and method inlining

Authors:
Hiroshi Yamauchi;Jan Vitek
Affiliations:
Department of Computer Sciences, Purdue University;Department of Computer Sciences, Purdue University
Venue:
APLAS'06 Proceedings of the 4th Asian conference on Programming Languages and Systems
Year:
2006

Citing 13
Cited 0

Spill code minimization techniques for optimizing compliers

PLDI '89 Proceedings of the ACM SIGPLAN 1989 Conference on Programming language design and implementation
Register allocation via clique separators

PLDI '89 Proceedings of the ACM SIGPLAN 1989 Conference on Programming language design and implementation
Register allocation via hierarchical graph coloring

PLDI '91 Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation
Improvements to graph coloring register allocation

ACM Transactions on Programming Languages and Systems (TOPLAS)
From system F to typed assembly language

POPL '98 Proceedings of the 25th ACM SIGPLAN-SIGACT symposium on Principles of programming languages
Java annotation-aware just-in-time (AJIT) complilation system

JAVA '99 Proceedings of the ACM 1999 conference on Java Grande
SafeTSA: a type safe and referentially secure mobile-code representation based on static single assignment form

Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation
Using annotations to reduce dynamic optimization time

Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation
A Framework for Optimizing Java Using Attributes

CC '01 Proceedings of the 10th International Conference on Compiler Construction
A Just-in-Time Compiler for Memory-Constrained Low-Power Devices

Proceedings of the 2nd Java Virtual Machine Research and Technology Symposium
A java virtual machine architecture for very small devices

Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems
Machine-independent register allocation

SIGPLAN '79 Proceedings of the 1979 SIGPLAN symposium on Compiler construction
Virtual machine showdown: stack versus registers

Proceedings of the 1st ACM/USENIX international conference on Virtual execution environments

Quantified Score

Hi-index	0.00

Visualization

Abstract

Fast dynamic compilers trade code quality for short compilation time in order to balance application performance and startup time. This paper investigates the interplay of two of the most effective optimizations, register allocation and method inlining for such compilers. We present a bytecode representation which supports offline global register allocation, is suitable for fast code generation and verification, and yet is backward compatible with standard Java bytecode.