Analysis of the conditional skip instructions of the HP precision architecture

Authors:
Jonathan P. Vogel;Bruce K. Holmer
Affiliations:
Telxon Corporation, 3330 West Market Street, Akron, OH;EECS Department, Northwestern University, 2145 Sheridan Road, Evanston, IL
Venue:
MICRO 27 Proceedings of the 27th annual international symposium on Microarchitecture
Year:
1994

Citing 5
Cited 0

IMPACT: an architectural framework for multiple-instruction-issue processors

ISCA '91 Proceedings of the 18th annual international symposium on Computer architecture
Pathlength reduction features in the PA-RISC architecture

COMPCON '92 Proceedings of the thirty-seventh international conference on COMPCON
Computer Structures: Principles and Examples

Computer Structures: Principles and Examples
Efficient program tracing

Computer
Performance Features of the PA7100 Microprocessor

IEEE Micro

Quantified Score

Hi-index	0.00

Visualization

Abstract

The HP-PA instruction set allows any arithmetic instruction to conditionally skip the following instruction based on the result of the arithmetic calculation. We have isolated this architectural feature and measured its performance benefit on a set of SPEC benchmark programs. Results indicate that adding the ability to skip to arithmetic instructions yields only a marginal performance benefit (less than 0.3%) for floating point intensive programs. For integer programs, however, the average benefit is between 0.6 and 2.8%. Most of this benefit comes from using arithmetic nullification with the COMICLR and COMCLR instructions. Our results assume a scalar processor, and therefore provide a lower bound on the performance benefit for more aggressive implementations.