2-D discrete cosine transform (DCT) on meshes with hierarchical control modes

Authors:
Cheong-Ghil Kim;Su-Jin Lee;Shin-Dug Kim
Affiliations:
Supercomputing Lab, Dept. of Computer Science, Yonsei University, Seoul, Korea;Supercomputing Lab, Dept. of Computer Science, Yonsei University, Seoul, Korea;Supercomputing Lab, Dept. of Computer Science, Yonsei University, Seoul, Korea
Venue:
IbPRIA'05 Proceedings of the Second Iberian conference on Pattern Recognition and Image Analysis - Volume Part I
Year:
2005

Citing 4
Cited 1

VLSI array processors

VLSI array processors
MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications

IEEE Transactions on Computers
A Serial-Parallel Architecture for Two-Dimensional Discrete Cosine and Inverse Discrete Cosine Transforms

IEEE Transactions on Computers
An Asynchronous 2-D Discrete Cosine Transform Chip

ASYNC '98 Proceedings of the 4th International Symposium on Advanced Research in Asynchronous Circuits and Systems

A high performance parallel DCT with OpenCL on heterogeneous computing environment

Multimedia Tools and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

An effective matrix operation is critical to process 2-D DCT. This paper presents a hierarchically controlled SIMD array (HCSA) well suited to matrix computations, in which a conventional 2-D torus is enhanced with the hierarchical organization of control units and the global data buses running across the rows and columns. The distinguished features of the HCSA are the diagonally indexed concurrent broadcast and the efficient data exchanges among PEs through either row or column broadcast. Therefore, the HCSA can provide significant improvement on computation steps of DCT. For the performance evaluation, an algorithmic mapping method is used and the number of computation steps is analytically compared with semisystolic architecture.