Optimized Implementation of RNS FIR Filters Based on FPGAs

Authors:
Salvatore Pontarelli;Gian Carlo Cardarilli;Marco Re;Adelio Salsano
Affiliations:
(ASI) Italian Space Agency, Viale Liegi, Rome, Italy 26 00198;Department of Electronic Engineering, University of Rome "Tor Vergata", Rome, Italy 00191;Department of Electronic Engineering, University of Rome "Tor Vergata", Rome, Italy 00191;Department of Electronic Engineering, University of Rome "Tor Vergata", Rome, Italy 00191
Venue:
Journal of Signal Processing Systems
Year:
2012

Citing 5
Cited 0

Residue number system arithmetic: modern applications in digital signal processing

Residue number system arithmetic: modern applications in digital signal processing
Handbook for Digital Signal Processing

Handbook for Digital Signal Processing
2001 Technology Roadmap for Semiconductors

Computer
Design and Implementation of High-Performance RNS Wavelet Processors Using Custom IC Technologies

Journal of VLSI Signal Processing Systems
Totally Fault Tolerant RNS Based FIR Filters

IOLTS '08 Proceedings of the 2008 14th IEEE International On-Line Testing Symposium

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper optimized Residue Number System (RNS) arithmetic blocks to better exploit some of the architectural characteristics of the last generation FPGAs are presented. The implementation of modulo m adders, modulo m constant and general multipliers, input and output converters are presented. These architectures are based on moduli sets chosen in order to optimally use the 6-input Look-Up Tables (LUTs) available in the Complex Logic Blocks (CLBs) of the new generation FPGAs. Experiments based on the implementation of Finite Impulse Response (FIR) filters characterized by different number of taps and wordlengths shows that the use of RNS together with suitable moduli sets optimally fits the 6-input LUTs in the last generation FPGAs architectures.